Abstract -The paper introduces an active inductor implementation suitable for microwave and millimeter wave applications. The proposed circuit exhibits a quality factor in excess to 500 at 25 GHz with a current consumption of 1.2 mA @ 1.5V bias. A Monolithic implementation in PHEMT technology is reported and discussed.
I. INTRODUCTION
improvement in the inductor quality factor, Q, is presented. The proposed active inductor is well suited even for Ka-band applications and makes use of only few active elements. With a careful scaling of the selected active devices and with a suitable bias topology, the Q of the active inductor can be simply controlled varying the bias voltage.
II. BASIC THEORY
The implementation of high Q lumped inductors is highly desirable, particularly at microwave and millimeter-wave frequencies where the conductor losses dramatically increase with the operating frequency. Moreover, lumped-element spiral inductors usually exhibit a resonant behaviour, due to capacitive parasitics, well below millimeter wave frequencies. Such detrimental effects actually limit the potential improvements that a low-loss inductor may introduce in microwave circuits design. Potential applications include inductive peaking techniques to increase amplifier's operating bandwidth, filtering structures and many others.
A solution to this problem is in the synthesis of active inductors [1, 2, 3, 4] , featured by reduced size and high quality factors. Many attempts have been proposed in the past, using a single active device or a combination of active devices, both in grounded and floating configurations [5, 6, 7, 8] .
The well known Miller's theorem states that when a series impedance, Z, is connected between the common terminal of an amplifier with a current gain, A, and the voltage reference terminal (generally the circuit ground), the circuit is equivalent to the same amplifier with two impedances, Z, and Zs,ut, in series to its input and output terminals as shown in Fig. 1 
The function above grows for gjanging from 0 to the resonant value given by: R*CT g:r =_ L This value of gjrepresents the upper limit of stability for which the losses are equal to the modulus of the negative resistance produced by Ql. Thus, in order to maximise the active inductor Q, this condition has to be carefully approached avoiding a neat negative resistance and thus providing a suitable safety margin for circuit stability.
It is worth to note that the critical transconductance value is determined by losses, R, the inductance, L, and the capacitance CTand can be fairly low, thus allowing for a corresponding extremely low bias current.
The active inductor performance are affected by the bias circuit. In our case the topology sketched in Fig. 3 has been adopted. Since a negative resistance is actually used to reduce the losses in the active inductor, the transistor gmand therefore the device size must be carefully selected, in order to achieve the desired reduction of the losses and, at the same time, to avoid any possible instability.
For applications at millimeter-wave frequencies the passive inductor can be simply implemented using a narrow transmission line shorted to ground through a via hole, due to the low inductance values usually required in this frequency range.
III. DESIGN PROCEDURE
Once the desired value of inductance, L, is selected, a capacitance must be added in parallel to the gate source capacitance, C,, that usually results to be too small to guarantee a suitably low operating frequency for the active inductor. The total capacitance, in fact, must be selected to operate the circuit beyond the resonant frequency of the resulting LC series connection.
Depending on the values of L ,C1, the losses R and the operating frequency, F, the value of the transistor transconductance, g,, must be selected in order to maximise the inductor's quality factor, Q: 02 Q3 Fig. 3 The active inductor schematic.
The Common-Gate FET, Q1, has the gate terminal shorted to ground by a narrow transmission line and a via hole and the source biased by a couple of FETs, Q2 and Q3, being the drain directly connected to the power supply. As stated before, the connection in the gate circuit of Ql furnishes the inductance, L. The equivalent model of the biased active inductor is reported in Fig. 4 , where the shunt resistor takes into account the loading of the two biasing transistors, Q2 and Q3, while the series R-L-C circuit models the active inductor according to what previously discussed. The shunt resistor, R,, can be easily dimensioned to achieve values of the order of tens of KQ, and minimising therefore the influence of the bias circuit over the inductor quality factor, Q.
Rp Fig. 4 Active inductor equivalent circuit.
IV. EXPERIMENTS
A prototype inductor has been designed using the Philips ED02AH PHEMT process. As sketched in Fig.  3 , the inductor has been implemented with a short transmission line with its end shorted to ground through a via hole. The capacitor inserted in parallel to the gatesource capacitance is a MIM capacitor. The PHEMTs have been modelled using a smallsignal equivalent-circuit scalable model to carry out the dimensioning of the active inductor. A large signal SPICE model has been used to evaluate the inductor linearity and distortion.
The layout of the resulting active inductor is depicted in Fig. 5 . The overall chip dimensions are 600 x 600 pt m2. It is worth to note that most of the die area is Fig. 6 is reported, on the right axis, the equivalent value of the inductance (L=0.2nH) and, on the left axis. the corresponding Q, that results to be in excess of 1000 over a relatively wide frequency range. Making reference to the notation used in Fig. 3 , the equivalent inductance is:
This inductance has a fairly constant value slowly growing with frequency due to the effect of Cs.
In Fig. 7 is reported the inductance as a function of frequency on the Smith chart.
The linearity and distortion of the active inductor was evaluated feeding a fixed frequency 25 GHz signal to the active inductor and measuring the reflected fundamental and second harmonic power components [1] . The input signal was swept in the range -40 j +20 dBm, as reported in Fig. 8 . The 1 dB compression point is about 16 dBm with a second harmonic ratio of25dB. reduced size and low dissipation. A simple implementation of the circuit including bias circuitry has been performed in PHEMT monolithic technology, whose simulation results confirm the proposed approach.
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